Fault Detection for RC4 Algorithm and its Implementation on FPGA Platform
نویسندگان
چکیده
In hardware implementation of a cryptographic algorithm, one may achieve leakage of secret information by creating scopes to introduce controlled faulty bit(s) even though the algorithm is mathematically a secured one. The technique is very effective in respect of crypto processors embedded in smart cards. In this paper few fault detecting architectures for RC4 algorithm are designed and implemented on Virtex5(ML505, LX110t) FPGA board. The results indicate that the proposed architectures can handle most of the faults without loss of throughput consuming marginally additional hardware and power.
منابع مشابه
Field Programmable Gate Array–based Implementation of an Improved Algorithm for Objects Distance Measurement (TECHNICAL NOTE)
In this work, the design of a low-cost, field programmable gate array (FPGA)-based digital hardware platform that implements image processing algorithms for real-time distance measurement is presented. Using embedded development kit (EDK) tools from Xilinx, the system is developed on a spartan3 / xc3s400, one of the common and low cost field programmable gate arrays from the Xilinx Spartan fami...
متن کاملAccurate Fruits Fault Detection in Agricultural Goods using an Efficient Algorithm
The main purpose of this paper was to introduce an efficient algorithm for fault identification in fruits images. First, input image was de-noised using the combination of Block Matching and 3D filtering (BM3D) and Principle Component Analysis (PCA) model. Afterward, in order to reduce the size of images and increase the execution speed, refined Discrete Cosine Transform (DCT) algorithm was uti...
متن کاملHardware Implementation of Modified RC4 Stream Cipher Using FPGA
— In this project work, an efficient hardware Implementation of modified RC4 stream-cipher is proposed. In contrary to previous design, which requires four memories each of size 256 X 8, the proposed system can be implemented by using only two memories each of size 128 X 7. Due to the reduction in the memory size the strength of encryption can be increased. Design of RC4 stream cipher for data ...
متن کاملA simple 1-byte 1-clock RC4 design and its efficient implementation in FPGA coprocessor for secured ethernet communication
AND ITS IMPLEMENTATION IN FPGA COPROCESSOR FOR SECURED ETHERNET COMMUNICATION Rourab Paul, Sangeet Saha, J K M Sadique Uz Zaman, Suman Das, Amlan Chakrabarti and Ranjan Ghosh Email :{rourabpaul, sangeet.saha87, jkmsadique, aami.suman}@gmail.com, [email protected], [email protected] A.K.Choudhury School of Information Technology , Dept. of Computer Science and Engineering and Institute of ...
متن کاملImplementation of Face Recognition Algorithm on Fields Programmable Gate Array Card
The evolution of today's application technologies requires a certain level of robustness, reliability and ease of integration. We choose the Fields Programmable Gate Array (FPGA) hardware description language to implement the facial recognition algorithm based on "Eigen faces" using Principal Component Analysis. In this paper, we first present an overview of the PCA used for facial recognition,...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- CoRR
دوره abs/1401.2732 شماره
صفحات -
تاریخ انتشار 2013